Skip to content Skip to sidebar Skip to footer

Design a 4-to-1 Multiplexer Using Two 4-luts

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

  • Forums
  • Digital Design and Embedded Programming
  • PLD, SPLD, GAL, CPLD, FPGA Design
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an alternative browser.

4:1 MUX using only 2 4-input LUTs only

  • Thread starter varthurravi
  • Start date
Status
Not open for further replies.
  • #1
Joined
Jul 8, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
How to implement a 4:1 MUX using just 2 4-input LUTs?

Is this possible without using any other built-in cells (like MUXF5, MUXF6 in Xilinx Virtex FPGAs)? How would the LUTs be configured as if it is possible?
I have read that this is possible, by using all the 4 pins of the each of the 2 LUTs, but not sure how exactly.

Thanks

  • #2
2 4 -input LUT means, you can consider it as ram has 4 row and 2 column means 2X4 bit memory.

Now for 4:1 mux 2 selec line is needed. so select lines will be your memory (LUT) address. and out put data means read data will be your out put of mux.

HTH

  • #3
Joined
Jun 14, 2010
Messages
57
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Activity points
2,030
How to implement a 4:1 MUX using just 2 4-input LUTs?

Does each 4-input LUT independently use four inputs to select one of 16 design-time-configured "fuses"? So each LUT generates an independent function of four inputs?

Under those conditions, the problem is solvable with the caveat that switching between mux inputs that are both high may cause a low pulse on the output, and vice versa. Most simply-implemented muxes will only have one glitch or the other.

Clearly one LUT needs to have an input from the other, meaning one LUT has four inputs available and one has three. There are six signals that need to be handled, so one signal can be duplicated on the two LUTs. Figure out which signal needs to be duplicated, and figure out how the first LUT can always say something that will be useful to the second LUT.

Further hint: The two LUTs will be functionally identical, except that the meaning of one of the inputs will be inverted.

  • #4
Joined
Jul 8, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
Further on this topic, this is the clue I got to resolve this (refer snap-shot of how the LUTs are connected, where A, B, C, D are inputs and S0, S1 are the MUX-Selects with S1 being MSB).
Now, I have to find out how both these LUTs are configured such that it works as a 4-input MUX.

Thanks to everyone who are trying to help me.

  • #5
Joined
Jul 8, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
So, how should I code my VHDL/Verilog to implement the 4:1 MUX as in the snap-shot?
The usual way of coding 4:1 MUX results in 3 LUTs where each LUT is configured as 2:1 MUX (mapping a 4:1 MUX as 2:1 MUXes) .
  • #6
Joined
Jun 14, 2010
Messages
57
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Activity points
2,030
What information does Lut2 need when S1 is high? What information does it need when S1 is low?
Status
Not open for further replies.

Similar threads

  • 4. Implement a 8:1 MUX using 4:1 MUX
    • Started by research_vlsi
    • Replies: 6
  • 4:1 MUX using TGLs: how it works
    • Started by lh-
    • Replies: 2
  • Forums
  • Digital Design and Embedded Programming
  • PLD, SPLD, GAL, CPLD, FPGA Design
  • This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
    By continuing to use this site, you are consenting to our use of cookies.

Design a 4-to-1 Multiplexer Using Two 4-luts

Source: https://www.edaboard.com/threads/4-1-mux-using-only-2-4-input-luts-only.182505/

Post a Comment for "Design a 4-to-1 Multiplexer Using Two 4-luts"